In this study, we precisely investigate the charge distribution in SiN layer by dynamic programming of channel hot hole induced hot electron injection (CHHIHE) in p-channel silicon-oxide-nitride-oxide-silicon (SONOS) memory device. In the dynamic programming scheme, gate voltage is increased as a staircase with fixed step amplitude, which can prohibits the injection of holes in SiN layer. Three-dimensional device simulation is calibrated and is compared with the measured programming characteristics. It is found, for the first time, that the hot electron injection point quickly traverses from drain to source side synchronizing to the expansion of charged area in SiN layer. As a result, the injected charges quickly spread over on the almost whole channel area uniformly during a short programming period, which will afford large tolerance against lateral trapped charge diffusion by baking. #
Introduction
Conventionally, many studies have been done for the charge distribution in SiN layer during programming in n-channel silicon-oxide-nitride-oxide-silicon (SONOS) devices, [1] [2] [3] [4] using several methods, [5] [6] [7] [8] [9] [10] [11] [12] such as comparison between sub-threshold and gate induced drain leakage (GIDL) characteristics, 1, 6, 7) studying V t difference between forward and reverse read. 4, 11, 12) These studies have revealed that injected charges were locally concentrated near to drain side until SiN trapped states are fully occupied by trapped charge. After that the trapped charges are extended to the source side, 4) gradually. On the other hands, recently, in order to achieve high performance and highly reliable embedded Flash memory, lots of interests have been focused on p-channel SONOS memory devices. [13] [14] [15] Especially, three superior characteristics of p-channel Flash memory (low voltage operation, high speed programming, and low power consumption) have been emphasized. 16, 17) In order to achieve hot electron injection in SiN layer, low gate voltage setting is required and makes it possible to attain low voltage operation at the gate. Next, hot electron injection efficiency in p-channel devices can be higher than that in n-channel devices, 18, 19) which results in high speed programming and low power consumption. Furthermore, channel electron tunneling erase operation in p-channel device does not produce hot hole injection because of the larger hole barrier height, 19) as long as applied erasing voltage is lower so as not to generate hole injection from substrate. Therefore, hot-hole-free operation scheme in p-channel device further reinforces the reliability. 19) Additionally, dynamic programming scheme with gate voltage staircase pulses has been proposed 15) to achieve higher programming efficiency and low bit-line bias operation. By adopting dynamic programming scheme, memory cell can perform better writing efficiency and suffer less oxide degradation than the constant programming scheme 15) (i.e., apply a fixed voltage on gate), due to the suppression of hot hole injection. However, the trapped charge distribution induced by channel hot hole induced hot electron injection (CHHIHE) in p-channel SONOS device has not been explored yet. In this paper, trapped charge distribution as a function of programming time is studied. At first, experimental forward and reverse current-voltage (I-V ) characteristics are calibrated to fit the parameters of numerical three-dimensional device simulations. Next, we investigate the dependence on the programming time of trapped charge distribution with various pulse width and number of pulses for p-channel SONOS device by comparing experimental programming characteristics and simulated I-V characteristics. Following the introduction, Sect. 2 introduces the device structure, bias setting and methodology for studying the electrical characteristic induced by localized charge in p-channel SONOS device. In Sect. 3, the spatial charge distribution of the localized trapped charge is shown.
Device Structure, Bias Setting, and Methodology
Schematic p-channel SONOS device structure under analysis is presented in Fig. 1 . The channel length, channel width and equivalent oxide thickness (EOT) of the ONO layer are 0.18 m, 10 m, and 10.8 nm, respectively. Figure 2(a) shows the programming window of ÁV tR [i.e., the difference between V t in reverse read (RR) and the initial state V t ] and ÁV tRF (i.e., the reverse to forward V t difference). In order to simplify the simulation methodology, we consider an idealized non-uniform distribution, represented by a step function, so that the trapped charge density (T D ) is assumed to have only two possible values in two different regions. 
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Simulation and Experimental Results
Initial state before programming is prepared by electron tunnel erasing and electrons are uniformly distributed and ÁV tRF appears at V step equal to 1.5 V (see Fig. 8 ), which result in the saturation of the extension of T D and T L . Figure 11 shows the simulated trapped charge evolution curve dependent on program step number, coupled to the measured results. In the case of 1 s pulse width, T L will extend to SiN layer by applying seven program steps even though it exhibits lower T D and programming speed (see Fig. 7 ). Between two pulses width (7 and 14 s), T L and T D have the same trajectory, even though they have the different programming speed. Consequently, it is shown that the trapped charge smoothly extends into the SiN layer in seven program steps. The Electric field associated with different T L during programming period is shown in Fig. 12 . The accumulated trapped charges in SiN layer and the pinchesoff point below the channel will move from drain side toward source side. Figure 13 shows the measured and simulated programming window in forward and reverse read with various pulse widths. The measured and simulated I-V curves show good agreements. In n-channel device, the V t is sensitive to T L . However, in p-channel device, the charge almost uniformly distributed into SiN and the V t is insensitive to T L . Consequently, by using FN erase plus CHHIHE programming, uniform charge transfer between the substrate and trapping layer is executed, which will ensure the robust program and erase operation.
Conclusions
In this paper, we have quantitatively traced the evolutionary trapped charge distribution induced by various dynamic pulse times in p-channel SONOS device. During a short dynamic programming period, the trapped charges quickly extend into the SiN layer of the whole p-channel based on our result. On the other hand, the channel length selfmodulation can reduce the programming stress of gate oxide. This study provides a comprehensive understanding and design guidelines for p-channel SONOS devices. 
